

Remarks

Concerning Item 1 of the subject action, the applicant acknowledges that claims 1-11 are pending in the subject application and that claims 1-2, 4, 7-8, and 11 have been previously amended.

Concerning Item 2 of the subject action, the applicant appreciates the Examiner withdrawal of the prior claim rejections.

Concerning Item 3 of the subject action, the Examiner rejects claims 1-3, 5, and 7-11, under 35 USC §103(a) based on the combination of the teachings of Neisch et al (U.S. Patent No.: 6,269,319; hereinafter Neisch) and Zwan et al (U.S. Patent No.: 6,098,028; hereinafter Zwan).

Concerning claim 1, applicant claims (in amended claim 1):

A method of sequentially connecting one or more testing devices to I/O ports of a DUT through a switching network, so as to execute a predetermined testing procedure associated with the DUT, comprising: (a) generating a switching network map defining one or more connections within the switching network necessary to implement each of a plurality of electrical paths from an input of the switching network to an output of the switching network, wherein each of the plurality of electrical paths is representative of a connection of one of the testing devices to one of the I/O ports of the DUT; (b) receiving one or more commands, wherein each of the commands uniquely specifies an electrical path connecting a particular testing device to a particular I/O port of the DUT; and, (c) for each of the one or more commands, comparing the command to the switching network map so as to identify a corresponding electrical path through the switching network, and implementing the corresponding electrical path associated with the command through the switching network; and, (d) sequentially implementing the electrical paths corresponding to the one or more commands in a predetermined order.

Applicant respectfully asserts that the combination of the teachings of Neisch and Zwan fails to disclose elements (a) and (c) of applicant's claim 1. Accordingly, applicant respectfully asserts that the combination of the teachings of Neisch and Zwan is not a proper basis for a 35 USC §103(a) rejection, as the combination fails to disclose each and every element of the applicant's claimed invention.

Concerning element (a) of applicant's claim 1, namely "generating a switching network map defining one or more connections within the switching network necessary to implement each of a plurality of electrical paths from an input of the switching network to an output of the switching network, wherein each of the plurality of electrical paths is representative of a connection of one of the testing devices to one of the I/O ports of the DUT", the Examiner relies on various portions of Neisch to support the rejection, namely Fig. 3 and column 3, lines 22-32.

The applicant respectfully asserts that the referenced portions of Neisch neither disclose nor teach element (a) of applicant's claim 1, alone or in combination with the teachings of Zwan. Specifically, the Examiner acknowledges that "Neisch does not teach a switching network" and "Zwan teaches a switching network (see Zwan, column 5, lines 10-20)".

Accordingly, as the Examiner acknowledges that Neisch does not teach a switching network, the applicant respectfully asserts that it is impossible for Neisch to teach "generating a *switching network* map defining one or more connections within the *switching network*..." (emphasis added).

Additionally, upon reviewing the portions of Neisch relied upon by the Examiner, it is readily apparent that these portions do not support the rejection of element (a) of applicant's claim 1. Specifically, Fig. 3 of Neisch is a representation of "the connections of a single simulator card to the UUT" (See Neisch, column 5, lines 28-29).

Further, column 3, lines 22-32 discloses that:

The instruments 132 and the non-programmable and programmable simulator cards 133-136 generate stimuli normally received by the components of the particular aircraft in which the UUT 22 is designed for installation. Instruments 132 as well as the non-programmable and programmable simulator cards 133-136 are coupled to central processing unit 90 via a high speed backplane or bus 95. Some of commercial instruments 132 are used to monitor the response of the components of the aircraft and other ones of commercial instruments 132 generate stimuli.

Again, this portion of Neisch does not teach "generating a switching network map defining one or more connections within the switching network...".

Concerning element (c) of applicant's claim 1, namely "for each of the one or more commands, comparing the command to the switching network map so as to identify a

corresponding electrical path through the switching network, and implementing the corresponding electrical path associated with the command through the switching network", the examiner relies on various portions of Neisch to support the rejection, namely column 5, lines 2-10, and column 5, lines 10-15.

Cumulatively, these passages of Neisch disclose that:

Configuration files 162 contain the names and data signals specific to UUT 22 along with memory mapping to simulations so that the user of integration test station 20 only has to understand UUT 22 and not be concerned with how integration test station 20 operates. When a different UUT 22 is under test, appropriate configuration files are reloaded for that application and the user for that UUT 22 can use the names for that specific UUT 22. Integration test station 20 initializes all control variable names to accommodate the user and eliminates the need for extensive training on the use of the integration test station 20. When integration test station 20 is started up, the configuration files are used to assemble system tables and maps to the specified system being subjected to testing.

Again, as discussed above, the passage relied upon by the examiner discloses that Neisch uses "configuration files" to define the "names and data signals specific to UUT" and "memory mapping to simulations". Therefore, it is clear that this passage of Neisch does not disclose "...comparing the command to the switching network map so as to identify a corresponding electrical path through the switching network, and implementing the corresponding electrical path associated with the command through the switching network".

Further, as the Examiner acknowledges that "Neisch does not teach a switching network", the applicant respectfully asserts that it is impossible for Neisch to teach "...comparing the command to the *switching network* map so as to identify a corresponding electrical path through the *switching network*, and implementing the corresponding electrical path associated with the command through the *switching network*" (emphasis added).

As stated above, the Examiner acknowledges that "Neisch does not teach a switching network". Further, the Examiner asserts that "Zwan teaches a switching network" and, therefore, relies on the teaching of Zwan to support the 35 USC §103(a) rejection. As explained above, elements (a) and (c) of applicant's claim 1 each specifically refer to a "switching network" generally, and a "map" for defining electrical connections within a "switching network".

According, the applicant respectfully asserts that it is improper for the Examiner to rely upon the teachings of Neisch to support a rejection of elements (a) and (c) of applicant's claim 1.

Further, the mere assertion by the Examiner that Zwan discloses the use of a switching network neither adds weight nor validity to the rejection of applicant's claim 1, as the Examiner relies on the teaching of Neisch to teach a method of controlling a switching network (e.g., elements (a) and (c) of applicant's claim 1), which seems inherently impossible, as the Examiner acknowledges that "Neisch does not teach a switching network".

Additionally, the Examiner relies on Fig. 3 of Neisch to disclose the "plurality of electrical paths" claimed in element (a) of applicant's claim 1. Since element (a) of applicant's claim 1 discloses "generating a switching network map defining one or more connections within the switching network necessary to implement each of a *plurality of electrical paths* from an input of the switching network to an output of the switching network...", the "plurality of electrical paths" refers to the electrical connections that are configurable and definable within the switching network.

However, Fig. 3 of Neisch discloses a device in which a "simulator card 133" is interfaced with a "UUT 22" using a "cable 133g". Therefore, the connection between the simulator card 133 and UUT 22 is hardwired with cable 133g and, therefore, non-configurable.

Accordingly, Neisch actually teaches away from the applicant's system and method in which the electrical connections are definable. Further, as the Neisch device is clearly designed to be a hardwired non-configurable system, the incorporation of any form of switching network into the Neisch system would require undue experimentation.

Accordingly, the applicant respectfully asserts that applicant's claim 1 is patentable over the combination of the cited references. Further, as claim 2-7 all depend (either directly or indirectly) upon claim 1, the applicant respectfully asserts that these claims are also patentable.

Concerning claim 8, applicant claims (in amended claim 8):

A system for sequentially connecting one or more testing devices to I/O ports of a DUT through a switching network, so as to execute a predetermined testing procedure associated with the DUT, comprising: (a) a *switching network* map defining one or more connections within the *switching network* necessary to implement each of a plurality of electrical paths from an input of the *switching*

network to an output of the *switching network*, wherein each of the plurality of electrical paths is representative of a connection of one of the testing devices to one of the I/O ports of the DUT; (b) a controller for (i) receiving one or more commands, wherein each of the commands uniquely specifies an electrical path connecting a particular testing device to a particular I/O port of the DUT, (ii) comparing each of the commands to the *switching network* map so as to identify a corresponding electrical path through the *switching network*, and implementing the corresponding electrical path associated with the command through the *switching network*, and (iii) sequentially implementing the electrical paths corresponding to the one or more commands in a predetermined order (Emphasis Added).

For the reasons discussed above, the applicant respectfully asserts that the combination of the teachings of Neisch and Zwan fails to disclose elements (a) and (b) of applicant's claim 8. Accordingly, applicant respectfully asserts that the combination of the teachings of Neisch and Zwan is not a proper basis for a 35 USC §103(a) rejection, as the combination fails to disclose each and every element of the applicant's claimed invention.

Further, as the Examiner acknowledges that Neisch does not teach a switching network, the applicant respectfully asserts that it is impossible for Neisch to teach "a *switching network* map defining one or more connections within the *switching network* necessary to implement each of a plurality of electrical paths from an input of the *switching network* to an output of the *switching network*", and "comparing each of the commands to the *switching network* map so as to identify a corresponding electrical path through the *switching network*, and implementing the corresponding electrical path associated with the command through the *switching network*", for example.

Accordingly, the applicant respectfully asserts that applicant's claim 8 is patentable over the combination of the cited references. Further, as claims 9-11 all depend (either directly or indirectly) upon claim 8, the applicant respectfully asserts that these claims are also patentable.

Concerning Item 4 of the subject action, the examiner rejects claim 4, under 35 USC §103(a), based on the combination of the teachings of Neisch, Zwan, and Yang (U.S. Patent No.: 6,098,027).

Applicant: Organ et al.
Serial No. 09/863,178

The applicant respectfully asserts that claim 4 is patentable over the cited combination of references as it depends upon claim 1, which the applicant asserts (for the reasons discussed above) is a patentable base claim.

Concerning Item 5 of the subject action, the examiner rejects claim 6, under 35 USC §103(a), based on the combination of the teachings of Neisch, Zwan, and Mogi et al (U.S. Patent No.: 4,810,958).


The applicant respectfully asserts that claim 6 is patentable over the cited references as it depends upon claim 1, which the applicant asserts (for the reasons discussed above) is a patentable base claim.

The applicant respectfully asserts that the subject application is now in condition for allowance. Please apply any charges or credits to deposit account 50-1133.

Respectfully submitted,

Date:

SEPTEMBER 25, 2003



Brian L. Colandrea
Reg. No.: 42,427
McDermott, Will & Emery
28 State Street
Boston, MA 02109
V: (617) 535-4083
F: (617) 535-3800
E: bcolandreo@mwe.com